Skip to content

Optimize swizzle_dyn on ssse3#543

Merged
programmerjake merged 1 commit into
rust-lang:masterfrom
Shnatsel:optimize-ssse3-swizzle-dyn
Jul 26, 2026
Merged

Optimize swizzle_dyn on ssse3#543
programmerjake merged 1 commit into
rust-lang:masterfrom
Shnatsel:optimize-ssse3-swizzle-dyn

Conversation

@Shnatsel

@Shnatsel Shnatsel commented Jul 25, 2026

Copy link
Copy Markdown
Member

The idea was suggested by @axnsan12.

Changes the control sequence from vpcmpgtb + vpblendvb to vpaddb + vpor. 15% throughput improvement on Haswell, 20% improvement on skylake, zen1, zen3. For the 256-bit case, 38% improvement on haswell, 12% on skylake, zen1 and zen3 unchanged. Disassembly measured on fealrless_simd similarly to #542.

Expands test coverage to cover byte values 128-255 which would misbehave without idxs | zeroing_bits.

…e correctness for mask values 128-255. Changes the control sequence from vpcmpgtb + vpblendvb to vpaddb + vpor. 15% throughput improvement on Haswell, 20% improvement on skylake, zen1, zen3. For the 256-bit case, 38% improvement on haswell, 12% on skylake, zen1 and zen3 unchanged. Expand test coverage to cover byte values 128-255 which would misbehave without the OR.
@programmerjake
programmerjake merged commit 832ff3c into rust-lang:master Jul 26, 2026
53 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants